



# TS4994

## 1W differential input/output audio power amplifier with selectable standby

### Features

- Differential inputs
- Near-zero pop & click
- 100dB PSRR @ 217Hz with grounded inputs
- Operating range from  $V_{CC} = 2.5V$  to 5.5V
- 1W rail-to-rail output power @  $V_{CC} = 5V$ , THD = 1%, F = 1kHz, with 8Ω load
- 90dB CMRR @ 217Hz
- Ultra-low consumption in standby mode (10nA)
- Selectable standby mode (active low or active high)
- Ultra fast startup time: 15ms typ.
- Available in DFN10 3x3 (0.5mm pitch) & MiniSO-8
- All lead-free packages

### Description


The TS4994 is an audio power amplifier capable of delivering 1W of continuous RMS output power into an 8Ω load @ 5V. Due to its differential inputs, it exhibits outstanding noise immunity.

An external standby mode control reduces the supply current to less than 10nA. An STBY MODE pin allows the standby to be active HIGH or LOW (except in the MiniSO-8 version). An internal thermal shutdown protection is also provided, making the device capable of sustaining short-circuits.


The device is equipped with common mode feedback circuitry allowing outputs to be always

### Pin connections (top view)

TS4994IQT - DFN10



TS4994IST - MiniSO-8



biased at  $V_{CC}/2$  regardless of the input common mode voltage.

The TS4994 is designed for high quality audio applications such as mobile phones and requires few external components.

### Applications

- Mobile phones (cellular / cordless)
- Laptop / notebook computers
- PDAs
- Portable audio devices

### Order codes

Part number	Temperature range	Package	Packing	Marking
TS4994IQT	-40°C to +85°C	DFN10	Tape & reel	K994
TS4994IST		MiniSO-8		K994


# Contents


<b>1</b>	<b>Application component information</b>	<b>3</b>
<b>2</b>	<b>Absolute maximum ratings and operating conditions</b>	<b>5</b>
<b>3</b>	<b>Electrical characteristics</b>	<b>6</b>
<b>4</b>	<b>Application information</b>	<b>21</b>
4.1	Differential configuration principle	21
4.2	Gain in typical application schematic	21
4.3	Common mode feedback loop limitations	21
4.4	Low and high frequency response	22
4.5	Calculating the influence of mismatching on PSRR performance	23
4.6	CMRR performance	25
4.7	Power dissipation and efficiency	26
4.8	Decoupling of the circuit	28
4.9	Wake-up time: $t_{WU}$	28
4.10	Shutdown time	29
4.11	Pop performance	29
4.12	Single-ended input configuration	29
4.13	Demoboard	30
<b>5</b>	<b>Package mechanical data</b>	<b>31</b>
5.1	DFN10 package	32
5.2	MiniSO-8 package	33
<b>6</b>	<b>Revision history</b>	<b>34</b>

# 1 Application component information

Components	Functional description
$C_s$	Supply bypass capacitor that provides power supply filtering.
$C_b$	Bypass capacitor that provides half supply filtering.
$R_{feed}$	Feedback resistor that sets the closed loop gain in conjunction with $R_{in}$ $A_V = \text{closed loop gain} = R_{feed}/R_{in}$ .
$R_{in}$	Inverting input resistor that sets the closed loop gain in conjunction with $R_{feed}$ .
$C_{in}$	Optional input capacitor making a high pass filter together with $R_{in}$ . ( $F_{CL} = 1/(2\pi R_{in} C_{in})$ ).

**Figure 1. Typical application, DFN10 version**



**Figure 2. Typical application, MiniSO-8 version**

## 2 Absolute maximum ratings and operating conditions

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	6	V
$V_i$	Input voltage <sup>(2)</sup>	GND to $V_{CC}$	V
$T_{oper}$	Operating free air temperature range	-40 to + 85	°C
$T_{stg}$	Storage temperature	-65 to +150	°C
$T_j$	Maximum junction temperature	150	°C
$R_{thja}$	Thermal resistance junction to ambient <sup>(3)</sup> DFN10 MiniSO-8	120 215	°C/W
$P_{diss}$	Power dissipation	internally limited	W
ESD	Human body model	2	kV
	Machine model	200	V
	Latch-up immunity	200	mA
	Lead temperature (soldering, 10sec)	260	°C

1. All voltage values are measured with respect to the ground pin.

2. The magnitude of the input signal must never exceed  $V_{CC} + 0.3V$  / GND - 0.3V.

3. The device is protected by a thermal shutdown active at 150°C.

**Table 2. Operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	2.5 to 5.5	V
$V_{SM}$	Standby mode voltage input: Standby active LOW Standby active HIGH	$V_{SM}=GND$ $V_{SM}=V_{CC}$	V
$V_{STBY}$	Standby voltage input: Device ON ( $V_{SM} = GND$ ) or device OFF ( $V_{SM} = V_{CC}$ ) Device OFF ( $V_{SM} = GND$ ) or device ON ( $V_{SM} = V_{CC}$ )	$1.5 \leq V_{STBY} \leq V_{CC}$ $GND \leq V_{STBY} \leq 0.4$ <sup>(1)</sup>	V
$T_{SD}$	Thermal shutdown temperature	150	°C
$R_L$	Load resistor	$\geq 8$	$\Omega$
$R_{thja}$	Thermal resistance junction to ambient DFN10 <sup>(2)</sup> MiniSO-8	80 190	°C/W

1. The minimum current consumption ( $I_{STBY}$ ) is guaranteed when  $V_{STBY} = GND$  or  $V_{CC}$  (i.e. supply rails) for the whole temperature range.

2. When mounted on a 4-layer PCB.

### 3 Electrical characteristics

**Table 3. Electrical characteristics for  $V_{CC} = +5V$ ,  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current No input signal, no load		4	7	mA
$I_{STBY}$	Standby current No input signal, $V_{STBY} = V_{SM} = GND$ , $R_L = 8\Omega$ No input signal, $V_{STBY} = V_{SM} = V_{CC}$ , $R_L = 8\Omega$		10	1000	nA
$V_{oo}$	Differential output offset voltage No input signal, $R_L = 8\Omega$		0.1	10	mV
$V_{ICM}$	Input common mode voltage $CMRR \leq -60dB$	0.6		$V_{CC} - 0.9$	V
$P_{out}$	Output power $THD = 1\% \text{ Max}$ , $F = 1kHz$ , $R_L = 8\Omega$	0.8	1		W
THD + N	Total harmonic distortion + noise $P_{out} = 850mW \text{ rms}$ , $A_V = 1$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.5		%
$PSRR_{IG}$	Power supply rejection ratio with inputs grounded <sup>(1)</sup> $F = 217Hz$ , $R = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ripple} = 200mV_{PP}$		100		dB
CMRR	Common mode rejection ratio $F = 217Hz$ , $R_L = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ic} = 200mV_{PP}$		90		dB
SNR	Signal-to-noise ratio (A-weighted filter, $A_V = 2.5$ ) $R_L = 8\Omega$ , $THD + N < 0.7\%$ , $20Hz \leq F \leq 20kHz$		100		dB
GBP	Gain bandwidth product $R_L = 8\Omega$		2		MHz
$V_N$	Output voltage noise, $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$ Unweighted, $A_V = 1$ A-weighted, $A_V = 1$ Unweighted, $A_V = 2.5$ A-weighted, $A_V = 2.5$ Unweighted, $A_V = 7.5$ A-weighted, $A_V = 7.5$ Unweighted, Standby A-weighted, Standby		6 5.5 12 10.5 33 28 1.5 1		$\mu V_{RMS}$
$t_{WU}$	Wake-up time <sup>(2)</sup> $C_b = 1\mu F$		15		ms

1. Dynamic measurements -  $20 \cdot \log(rms(V_{out})/rms(V_{ripple}))$ .  $V_{ripple}$  is the super-imposed sinus signal relative to  $V_{CC}$ .

2. Transition time from standby mode to fully operational amplifier.

**Table 4. Electrical characteristics for  $V_{CC} = +3.3V$  (all electrical values are guaranteed with correlation measurements at 2.6V and 5V),  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current no input signal, no load		3	7	mA
$I_{STBY}$	Standby current No input signal, $V_{STBY} = V_{SM} = GND$ , $R_L = 8\Omega$ No input signal, $V_{STBY} = V_{SM} = V_{CC}$ , $R_L = 8\Omega$		10	1000	nA
$V_{oo}$	Differential output offset voltage No input signal, $R_L = 8\Omega$		0.1	10	mV
$V_{ICM}$	Input common mode voltage $CMRR \leq -60dB$	0.6		$V_{CC} - 0.9$	V
$P_{out}$	Output power $THD = 1\%$ max, $F = 1kHz$ , $R_L = 8\Omega$	300	380		mW
THD + N	Total harmonic distortion + noise $P_{out} = 300mW$ rms, $A_V = 1$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.5		%
$PSRR_{IG}$	Power supply rejection ratio with inputs grounded <sup>(1)</sup> $F = 217Hz$ , $R = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ripple} = 200mV_{PP}$		100		dB
CMRR	Common mode rejection ratio $F = 217Hz$ , $R_L = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ic} = 200mV_{PP}$		90		dB
SNR	Signal-to-noise ratio (A-weighted filter, $A_V = 2.5$ ) $R_L = 8\Omega$ , $THD + N < 0.7\%$ , $20Hz \leq F \leq 20kHz$		100		dB
GBP	Gain bandwidth product $R_L = 8\Omega$		2		MHz
$V_N$	Output voltage noise, $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$ Unweighted, $A_V = 1$ A-weighted, $A_V = 1$ Unweighted, $A_V = 2.5$ A-weighted, $A_V = 2.5$ Unweighted, $A_V = 7.5$ A-weighted, $A_V = 7.5$ Unweighted, Standby A-weighted, Standby		6 5.5 12 10.5 33 28 1.5 1		$\mu V_{RMS}$
$t_{WU}$	Wake-up time <sup>(2)</sup> $C_b = 1\mu F$		15		ms

1. Dynamic measurements -  $20 \cdot \log(rms(V_{out})/rms(V_{ripple}))$ .  $V_{ripple}$  is the super-imposed sinus signal relative to  $V_{CC}$ .

2. Transition time from standby mode to fully operational amplifier.

**Table 5. Electrical characteristics for  $V_{CC} = +2.6V$ ,  $GND = 0V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current No input signal, no load		3	7	mA
$I_{STBY}$	Standby current No input signal, $V_{STBY} = V_{SM} = GND$ , $R_L = 8\Omega$ No input signal, $V_{STBY} = V_{SM} = V_{CC}$ , $R_L = 8\Omega$		10	1000	nA
$V_{oo}$	Differential output offset voltage No input signal, $R_L = 8\Omega$		0.1	10	mV
$V_{ICM}$	Input common mode voltage CMRR $\leq 60dB$	0.6		$V_{CC} - 0.9$	V
$P_{out}$	Output power THD = 1% max, $F = 1kHz$ , $R_L = 8\Omega$	200	250		mW
THD + N	Total harmonic distortion + noise $P_{out} = 225mW$ rms, $A_V = 1$ , $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$		0.5		%
PSRR <sub>IG</sub>	Power supply rejection ratio with inputs grounded <sup>(1)</sup> $F = 217Hz$ , $R = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ripple} = 200mV_{PP}$		100		dB
CMRR	Common mode rejection ratio $F = 217Hz$ , $R_L = 8\Omega$ , $A_V = 1$ , $C_{in} = 4.7\mu F$ , $C_b = 1\mu F$ $V_{ic} = 200mV_{PP}$		90		dB
SNR	Signal-to-noise ratio (A-weighted filter, $A_V = 2.5$ ) $R_L = 8\Omega$ , THD + N < 0.7%, $20Hz \leq F \leq 20kHz$		100		dB
GBP	Gain bandwidth product $R_L = 8\Omega$		2		MHz
$V_N$	Output voltage noise, $20Hz \leq F \leq 20kHz$ , $R_L = 8\Omega$ Unweighted, $A_V = 1$ A-weighted, $A_V = 1$ Unweighted, $A_V = 2.5$ A-weighted, $A_V = 2.5$ Unweighted, $A_V = 7.5$ A-weighted, $A_V = 7.5$ Unweighted, Standby A-weighted, Standby		6 5.5 12 10.5 33 28 1.5 1		$\mu V_{RMS}$
$t_{WU}$	Wake-up time <sup>(2)</sup> $C_b = 1\mu F$		15		ms

1. Dynamic measurements -  $20 \cdot \log(rms(V_{out})/rms(V_{ripple}))$ .  $V_{ripple}$  is the super-imposed sinus signal relative to  $V_{CC}$ .

2. Transition time from standby mode to fully operational amplifier.









**Figure 3. Current consumption vs. power supply voltage****Figure 4. Current consumption vs. standby voltage****Figure 5. Current consumption vs. power supply voltage****Figure 6. Current consumption vs. standby voltage****Figure 7. Differential DC output voltage vs. common mode input voltage****Figure 8. Power dissipation vs. output power**

Figure 9. Power dissipation vs. output power




Figure 10. Power dissipation vs. output power




Figure 11. Output power vs. power supply voltage




Figure 12. Output power vs. power supply voltage




Figure 13. Output power vs. load resistance




Figure 14. Power derating curves




Figure 15. Power derating curves




Figure 16. Open loop gain vs. frequency




Figure 17. Open loop gain vs. frequency




Figure 18. Open loop gain vs. frequency




Figure 19. Closed loop gain vs. frequency




Figure 20. Closed loop gain vs. frequency




Figure 21. Closed loop gain vs. frequency




Figure 22. PSRR vs. frequency




Figure 23. PSRR vs. frequency




Figure 24. PSRR vs. frequency




Figure 25. PSRR vs. frequency




Figure 26. PSRR vs. frequency




Figure 27. PSRR vs. frequency




Figure 28. PSRR vs. frequency




Figure 29. PSRR vs. frequency




Figure 30. PSRR vs. frequency




Figure 31. PSRR vs. common mode input voltage




Figure 32. PSRR vs. common mode input voltage




Figure 33. PSRR vs. common mode input voltage




Figure 34. CMRR vs. frequency




Figure 35. CMRR vs. frequency




Figure 36. CMRR vs. frequency




Figure 37. CMRR vs. frequency




Figure 38. CMRR vs. frequency




Figure 39. CMRR vs. frequency




Figure 40. CMRR vs. common mode input voltage




Figure 41. CMRR vs. common mode input voltage




Figure 42. THD+N vs. output power




Figure 43. THD+N vs. output power




Figure 44. THD+N vs. output power




Figure 45. THD+N vs. output power




Figure 46. THD+N vs. output power




Figure 47. THD+N vs. output power




Figure 48. THD+N vs. output power




Figure 49. THD+N vs. output power




Figure 50. THD+N vs. output power






Figure 51. THD+N vs. output power




Figure 52. THD+N vs. output power




Figure 53. THD+N vs. output power




Figure 54. THD+N vs. output power




Figure 55. THD+N vs. output power




Figure 56. THD+N vs. output power




Figure 57. THD+N vs. output power




Figure 58. THD+N vs. output power




Figure 59. THD+N vs. output power




Figure 60. THD+N vs. output power




Figure 61. THD+N vs. frequency




Figure 62. THD+N vs. frequency




Figure 63. THD+N vs. frequency




Figure 64. THD+N vs. frequency




Figure 65. THD+N vs. frequency




Figure 66. THD+N vs. frequency




Figure 67. SNR vs. power supply voltage with unweighted filter




Figure 68. SNR vs. power supply voltage with A-weighted filter





Figure 69. Startup time vs. bypass capacitor



## 4 Application information

### 4.1 Differential configuration principle

The TS4994 is a monolithic full-differential input/output power amplifier. The TS4994 also includes a common mode feedback loop that controls the output bias value to average it at  $V_{CC}/2$  for any DC common mode input voltage. This allows the device to always have a maximum output voltage swing, and by consequence, maximize the output power. Moreover, as the load is connected differentially, compared to a single-ended topology, the output is four times higher for the same power supply voltage.

The **advantages** of a full-differential amplifier are:

- Very high PSRR (power supply rejection ratio).
- High common mode noise rejection.
- Virtually zero pop without additional circuitry, giving a faster start-up time compared with conventional single-ended input amplifiers.
- Easier interfacing with differential output audio DAC.
- No input coupling capacitors required due to common mode feedback loop.
- In theory, the filtering of the internal bias by an external bypass capacitor is not necessary. But, to reach maximum performance in all tolerance situations, it is better to keep this option.

The main **disadvantage** is:

- As the differential function is directly linked to the mismatch between external resistors, paying particular attention to this mismatch is mandatory in order to get the best performance from the amplifier.

### 4.2 Gain in typical application schematic

Typical differential applications are shown in [Figure 1](#) and [Figure 2 on page 4](#).

In the flat region of the frequency-response curve (no  $C_{in}$  effect), the differential gain is expressed by the relation:

$$A_{V_{diff}} = \frac{V_{O+} - V_{O-}}{Diff_{input+} - Diff_{input-}} = \frac{R_{feed}}{R_{in}}$$

where  $R_{in} = R_{in1} = R_{in2}$  and  $R_{feed} = R_{feed1} = R_{feed2}$ .

*Note:* For the rest of this section,  $A_{V_{diff}}$  will be called  $A_V$  to simplify the expression.

### 4.3 Common mode feedback loop limitations

As explained previously, the common mode feedback loop allows the output DC bias voltage to be averaged at  $V_{CC}/2$  for any DC common mode bias input voltage.

However, due to  $V_{ICM}$  limitation of the input stage (see [Table 3 on page 6](#)), the common mode feedback loop can play its role only within a defined range. This range depends upon

the values of  $V_{CC}$ ,  $R_{in}$  and  $R_{feed}$  ( $A_V$ ). To have a good estimation of the  $V_{ICM}$  value, use the following formula:

$$V_{ICM} = \frac{V_{CC} \times R_{in} + 2 \times V_{ic} \times R_{feed}}{2 \times (R_{in} + R_{feed})} \quad (V)$$

with

$$V_{ic} = \frac{Diff_{input+} + Diff_{input-}}{2} \quad (V)$$

The result of the calculation must be in the range:

$$0.6V \leq V_{ICM} \leq V_{CC} - 0.9V$$

If the result of the  $V_{ICM}$  calculation is not in this range, an input coupling capacitor must be used.

**Example:** With  $V_{CC}=2.5V$ ,  $R_{in} = R_{feed} = 20k$  and  $V_{ic} = 2V$ , we find  $V_{ICM} = 1.63V$ . This is higher than  $2.5V - 0.9V = 1.6V$ , so input coupling capacitors are required. Alternatively, you can change the  $V_{ic}$  value.

## 4.4 Low and high frequency response

In the low frequency region,  $C_{in}$  starts to have an effect.  $C_{in}$  forms, with  $R_{in}$ , a high-pass filter with a -3dB cut-off frequency.  $F_{CL}$  is in Hz.

$$F_{CL} = \frac{1}{2 \times \pi \times R_{in} \times C_{in}} \quad (Hz)$$

In the high-frequency region, you can limit the bandwidth by adding a capacitor ( $C_{feed}$ ) in parallel with  $R_{feed}$ . It forms a low-pass filter with a -3dB cut-off frequency.  $F_{CH}$  is in Hz.

$$F_{CH} = \frac{1}{2 \times \pi \times R_{feed} \times C_{feed}} \quad (Hz)$$

While these bandwidth limitations are in theory attractive, in practice, because of low performance in terms of capacitor precision (and by consequence in terms of mismatching), they deteriorate the values of PSRR and CMRR.

The influence of mismatching on PSRR and CMRR performance is discussed in more detail in the following sections.

**Example:** A typical application with input coupling and feedback capacitor with  $F_{CL} = 50Hz$  and  $F_{CH} = 8kHz$ . We assume that the mismatching between  $R_{in1,2}$  and  $C_{feed1,2}$  can be neglected. If we sweep the frequency from DC to 20kHz we observe the following with respect to the PSRR value:

- From DC to 200Hz, the  $C_{in}$  impedance decreases from infinite to a finite value and the  $C_{feed}$  impedance is high enough to be neglected. Due to the tolerance of  $C_{in1,2}$ , we

must introduce a mismatch factor ( $R_{in1} \times C_{in} \neq R_{in2} \times C_{in2}$ ) that will decrease the PSRR performance.

- From 200Hz to 5kHz, the  $C_{in}$  impedance is low enough to be neglected when compared with  $R_{in}$ , and the  $C_{feed}$  impedance is high enough to be neglected as well. In this range, we can reach the PSRR performance of the TS4994 itself.
- From 5kHz to 20kHz, the  $C_{in}$  impedance is low to be neglected when compared to  $R_{in}$ , and the  $C_{feed}$  impedance decreases to a finite value. Due to tolerance of  $C_{feed1,2}$ , we introduce a mismatching factor ( $R_{feed1} \times C_{feed1} \neq R_{feed2} \times C_{feed2}$ ) that will decrease the PSRR performance.

## 4.5 Calculating the influence of mismatching on PSRR performance

For calculating PSRR performance, we consider that  $C_{in}$  and  $C_{feed}$  have no influence.

We use the same kind of resistor (same tolerance) and  $\Delta R$  is the tolerance value in %.

The following PSRR equation is valid for frequencies ranging from DC to about 1kHz.

The PSRR equation is ( $\Delta R$  in %):

$$PSRR \leq 20 \times \text{Log} \left[ \frac{\Delta R \times 100}{(10000 - \Delta R^2)} \right] \quad (\text{dB})$$

This equation doesn't include the additional performance provided by bypass capacitor filtering. If a bypass capacitor is added, it acts, together with the internal high output impedance bias, as a low-pass filter, and the result is a quite important PSRR improvement with a relatively small bypass capacitor.

The complete PSRR equation ( $\Delta R$  in %,  $C_b$  in microFarad and  $F$  in Hz) is:

$$PSRR \leq 20 \times \log \left[ \frac{\Delta R \times 100}{(1000 - \Delta R^2) \times \sqrt{1 + F^2 \times C_b^2 \times 22.2}} \right] \quad (\text{dB})$$


**Example:** With  $\Delta R = 0.1\%$  and  $C_b = 0$ , the minimum PSRR would be -60dB. With a 100nF bypass capacitor, at 100Hz the new PSRR would be -93dB.

This example is a worst case scenario, where each resistor has extreme tolerance. It illustrates the fact that with only a small bypass capacitor, the TS4994 provides high PSRR performance.


Note also that this is a theoretical formula. Because the TS4994 has self-generated noise, you should consider that the highest practical PSRR reachable is about -110dB. It is therefore unreasonable to target a -120dB PSRR.

The three following graphs show PSRR versus frequency and versus bypass capacitor  $C_b$  in worst-case conditions ( $\Delta R = 0.1\%$ ).


**Figure 70. PSRR vs. frequency (worst case conditions)**



**Figure 71. PSRR vs. frequency (worst case conditions)**




**Figure 72. PSRR vs. frequency (worst case conditions)**






The two following graphs show typical applications of the TS4994 with a random selection of four  $\Delta R/R$  values with a 0.1% tolerance.

**Figure 73. PSRR vs. frequency with random choice condition**



**Figure 74. PSRR vs. frequency with random choice condition**



## 4.6 CMRR performance

For calculating CMRR performance, we consider that  $C_{in}$  and  $C_{feed}$  have no influence.  $C_b$  has no influence in the calculation of the CMRR.

We use the same kind of resistor (same tolerance) and  $\Delta R$  is the tolerance value in %.

The following CMRR equation is valid for frequencies ranging from DC to about 1kHz.

The CMRR equation is ( $\Delta R$  in %):

$$CMRR \leq 20 \times \text{Log} \left[ \frac{\Delta R \times 200}{(10000 - \Delta R^2)} \right] \quad (\text{dB})$$

**Example:** With  $\Delta R = 1\%$ , the minimum CMRR is -34dB.

This example is a worst case scenario where each resistor has extreme tolerance. It illustrates the fact that for CMRR, good matching is essential.

As with the PSRR, due to self-generated noise, the TS4994 CMRR limitation is about -110dB.

Figure 75 and Figure 76 show CMRR versus frequency and versus bypass capacitor  $C_b$  in worst-case conditions ( $\Delta R = 0.1\%$ ).





**Figure 75. CMR vs. frequency (worst case conditions)****Figure 76. CMR vs. frequency (worst case conditions)**

Figure 77 and Figure 78 show CMRR versus frequency for a typical application with a random selection of four  $\Delta R/R$  values with a 0.1% tolerance.

**Figure 77. CMR vs. frequency with random choice condition****Figure 78. CMR vs. frequency with random choice condition**

## 4.7 Power dissipation and efficiency

Assumptions:

- Load voltage and current are sinusoidal ( $V_{out}$  and  $I_{out}$ )
- Supply voltage is a pure DC source ( $V_{CC}$ )

The output voltage is:

$$V_{out} = V_{peak} \sin \omega t \text{ (V)}$$

and

$$I_{out} = \frac{V_{out}}{R_L} \text{ (A)}$$

and

$$P_{out} = \frac{V_{peak}^2}{2R_L} \text{ (W)}$$

Therefore, the average current delivered by the supply voltage is:

#### Equation 1

$$I_{CC \text{ AVG}} = 2 \frac{V_{peak}}{\pi R_L} \text{ (A)}$$

The power delivered by the supply voltage is:

$$P_{supply} = V_{CC} \cdot I_{CC \text{ AVG}} \text{ (W)}$$

Therefore, the **power dissipated by each amplifier** is:

$$P_{diss} = P_{supply} - P_{out} \text{ (W)}$$

#### Equation 2

$$P_{diss} = \frac{2\sqrt{2}V_{CC}}{\pi\sqrt{R_L}} \sqrt{P_{out}} - P_{out}$$

and the maximum value is obtained when:

$$\frac{\partial P_{diss}}{\partial P_{out}} = 0$$

and its value is:

#### Equation 3

$$P_{diss \text{ max}} = \frac{2V_{CC}^2}{\pi^2 R_L} \text{ (W)}$$

*Note: This maximum value is only dependent on the power supply voltage and load values.*

The **efficiency** is the ratio between the output power and the power supply:

#### Equation 4

$$\eta = \frac{P_{out}}{P_{supply}} = \frac{\pi V_{peak}}{4V_{CC}}$$

The maximum theoretical value is reached when  $V_{PEAK} = V_{CC}$ , so:

$$\eta = \frac{\pi}{4} = 78.5\%$$

The maximum die temperature allowable for the TS4994 is 125°C. However, in case of overheating, a thermal shutdown set to 150°C, puts the TS4994 in standby until the temperature of the die is reduced by about 5°C.

To calculate the maximum ambient temperature  $T_{amb}$  allowable, you need to know:

- The value of the power supply voltage,  $V_{CC}$
- The value of the load resistor,  $R_L$
- The  $R_{thja}$  value for the package type

**Example:**  $V_{CC} = 5V$ ,  $R_L = 8\Omega$ ,  $R_{thja} = 80^\circ C/W$

Using the power dissipation formula given above in [Equation 3](#) this gives a result of:

$$P_{dissmax} = 633mW$$

$T_{amb}$  is calculated as follows:

#### Equation 5

$$T_{amb} = 125^\circ C - R_{TJHA} \times P_{dissmax}$$

Therefore, the maximum allowable value for  $T_{amb}$  is:

$$T_{amb} = 125 - 80 \times 0.633 = 74^\circ C$$

## 4.8 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4994. A power supply bypass capacitor  $C_s$  and a bias voltage bypass capacitor  $C_b$ .

$C_s$  has particular influence on the THD+N in the high frequency region (above 7kHz) and an indirect influence on power supply disturbances. With a value for  $C_s$  of  $1\mu F$ , you can expect similar THD+N performance to that shown in the datasheet.

In the high frequency region, if  $C_s$  is lower than  $1\mu F$ , it increases THD+N, and disturbances on the power supply rail are less filtered.

On the other hand, if  $C_s$  is higher than  $1\mu F$ , the disturbances on the power supply rail are more filtered.

$C_b$  has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).

## 4.9 Wake-up time: $t_{WU}$

When the standby is released to put the device ON, the bypass capacitor  $C_b$  is not charged immediately. As  $C_b$  is directly linked to the bias of the amplifier, the bias will not work properly until the  $C_b$  voltage is correct. The time to reach this voltage is called the wake-up time or  $t_{WU}$  and is specified in [Table 3 on page 6](#), with  $C_b = 1\mu F$ . During the wake-up time, the TS4994 gain is close to zero. After the wake-up time, the gain is released and set to its nominal value.

If  $C_b$  has a value other than  $1\mu F$ , refer to the graph in [Figure 69 on page 20](#) to establish the wake-up time.

## 4.10 Shutdown time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in shutdown mode is a few microseconds.

*Note:* In shutdown mode, the Bypass pin and  $V_{in+}$ ,  $V_{in-}$  pins are short-circuited to ground by internal switches. This allows a quick discharge of the  $C_b$  and  $C_{in}$  capacitors.

## 4.11 Pop performance


Due to its fully differential structure, the pop performance of the TS4994 is close to perfect. However, due to mismatching between internal resistors  $R_{in}$ ,  $R_{feed}$ , and external input capacitors  $C_{in}$ , some noise might remain at startup. To eliminate the effect of mismatched components, the TS4994 includes pop reduction circuitry. With this circuitry, the TS4994 is close to zero pop for all possible common applications.

In addition, when the TS4994 is in standby mode, due to the high impedance output stage in this configuration, no pop is heard.

## 4.12 Single-ended input configuration

It is possible to use the TS4994 in a single-ended input configuration. However, input coupling capacitors are needed in this configuration. The schematic in [Figure 79](#) shows this configuration using the MiniSO-8 version of the TS4994 as an example.

**Figure 79. Single-ended input typical application**



The component calculations remain the same, except for the gain. In single-ended input configuration, the formula is:

$$A_{VSE} = \frac{V_{O+} - V_{O-}}{V_e} = \frac{R_{feed}}{R_{in}}$$

## 4.13 Demoboard

A demoboard for the TS4994 is available. It is designed for the TS4994 in the DFN10 package. However, we can guarantee that all electrical parameters except the power dissipation are similar for all packages.

For more information about this demoboard, refer to **Application Note AN2013**.

## 5 Package mechanical data

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

5.1 DFN10 package

Ref.	Dimensions					
	Millimeters			Mils		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.80	0.90	1.00	31.5	35.4	39.4
A1		0.02	0.05		0.8	2.0
A2		0.70			25.6	
A3		0.20			7.9	
b	0.18	0.23	0.30	7.1	9.1	11.8
D		3.00			118.1	
D2	2.21	2.26	2.31	87.0	89.0	91.0
E		3.00			118.1	
E2	1.49	1.64	1.74	58.7	64.6	68.5
e		0.50			19.7	
L	0.3	0.4	0.5	11.8	15.7	19.7

SEATING PLANE



## 5.2 MiniSO-8 package

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.78	0.86	0.94	0.031	0.034	0.037
b	0.25	0.33	0.40	0.010	0.013	0.016
c	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	4.75	4.90	5.05	0.187	0.193	0.199
E1	2.90	3.00	3.10	0.114	0.118	0.122
e		0.65			0.026	
K	0°		6°	0°		6°
L	0.40	0.55	0.70	0.016	0.022	0.028
L1			0.10			0.04

The figure contains four mechanical drawings of the MiniSO-8 package:

- Top View:** Shows the package footprint with dimensions A (total width), A1 (lead width), A2 (lead spacing), D (body width), and E (body length). It also shows the 8 pins arranged in two rows of four.
- Bottom View:** Shows the underside of the package with dimensions b (lead thickness), c (lead height), and E1 (body length from mounting surface).
- Side View:** Shows the package profile with dimensions L (lead length), L1 (total lead length), and K (lead angle).
- Detail View:** A close-up of the lead and body junction, showing a gage plane at 0.25 mm (.010 inch) and a seating plane.

PIN 1 IDENTIFICATION is indicated by a dot on the bottom view.

## 6 Revision history

Date	Revision	Changes
1-Sep-2003	1	Initial release.
1-Oct-2004	2	Curves updated in the document.
2-Jan-2005	4	Update mechanical data on flip-chip package.
2-Apr-2005	4	Remove data on flip-chip package.
15-Nov- 2005	5	Mechanical data updated on DFN10 package.
12-Dec-2006	6	Removed demo board views. Format update.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)